Publication Type : Journal Article
Source : Lecture Notes in Electrical Engineering, vol. 977, pp. 1033-1044, 2023
Url : https://link.springer.com/chapter/10.1007/978-981-19-7753-4_78
Campus : Coimbatore
School : School of Engineering
Department : Electronics and Communication
Year : 2023
Abstract : When it comes to circuit design, digital elements have a pivotal and crucial impact. Input values given to these components can be degraded by internal and external disturbances, it can happen either by virtue of foreign factors, to the lack of efficiency in the sensors, or maybe due to unknown lags in the communication systems. Hence, it is vital when the output responses related to these devices stay as robust when slightest fluctuations occur. Layout of robust components has been reported as primary challenge in the implementation of electronic systems. Ways to improve the robustness of circuits have been dealt with but either by adding huge amount of extra logic, alter the circuit latency, or these are suitable only for such circuits like microprocessors. Also, they suffer limitations by capturing application particular information of the circuit. However, the proposed methodology requires only a small increment in the extra hardware, which only affects the timing characteristics of the circuit in a less considerable manner, and will spontaneously apply to any of the circuits which are arbitrary.
Cite this Research Publication : Sreelakshmi R, Anita J P, “Improving Robustness of Two Speed Serial Parallel Booth Multiplier Using Fault Detection Mechanism”, Lecture Notes in Electrical Engineering, vol. 977, pp. 1033-1044, 2023