Programs
- M. Tech. in Automotive Engineering -
- Clinical Fellowship in Laboratory Genetics & Genomics - Fellowship
Publication Type : Journal Article
Publisher : IEEE
Source : Solid-State Circuits, IEEE Journal of, IEEE, Volume 44, Number 9, p.2366–2380 (2009)
Campus : Amritapuri
School : School of Engineering
Department : Electronics and Communication
Year : 2009
Abstract : A pipelined ADC incorporates a blind LMS calibration algorithm to correct for capacitor mismatches, residue gain error, and op amp nonlinearity. The calibration applies 128 levels and their perturbed values, computing 128 local errors across the input range and driving the mean square of these errors to zero. Fabricated in 90-nm digital CMOS technology, the ADC achieves a DNL of 0.78 LSB, an INL of 1.7 LSB, and an SNDR of 62 dB at an analog input frequency of 91 MHz while consuming 348 mW from a 1.2 V supply.
Cite this Research Publication : B. Datta Sahoo and Razavi, B., “A 12-Bit 200-MHz CMOS ADC”, Solid-State Circuits, IEEE Journal of, vol. 44, pp. 2366–2380, 2009.